# <u>Claims</u>

## What is claimed is:

1	1.	A mixer circuit for generating an IF output responsive to an RF input and a LO drive				
2	source, comprising:					
3	a mixer core having a doubly balanced mixer including a first differentially coupled					
4	trans	istor pair and a second differentially coupled transistor pair;				
5		an RF input circuit coupled to the mixer core, the RF input circuit comprising:				
6		an input inductor having a first terminal coupled to receive an RF input signal and				
7	a second terminal;					
8	a biasing resistor having a first terminal coupled to the second terminal of the					
9	input inductor and a second terminal coupled to a first bias voltage;					
.0	a first input transistor having a control terminal coupled to the second terminal of					
. 1	the input inductor, a second terminal, and a third terminal;					
.2	a second inductor having a first terminal coupled to the second terminal of the					
.3	first input transistor and to the first differentially coupled transistor pair, the second inductor also					
4	having a second terminal coupled to a ground potential;					
5	a supply resistor having a first terminal coupled to the second terminal of the first					
6	input transistor and a second terminal coupled to a supply potential;					
7	a first capacitor having a first terminal also coupled to the second terminal of the					
8	first input transistor and a second terminal coupled to the second differentially coupled					
9	transistor pair; and					
20	a third inductor having a first terminal coupled to the second terminal of the first					
21	capacitor and a second terminal coupled to the ground potential.					
1	2.	The mixer circuit according to Claim 1 wherein the first differentially coupled transistor				
2		pair, the second differentially coupled transistor pair and the first input transistor are all				
3		npn transistors.				
1	3.	The mixer circuit according to Claim 1 wherein the first differentially coupled transistor				
2	٦.	pair, the second differentially coupled transistor pair and the first input transistor are all				
3		pnp transistors.				
J		pup danototo.				
1	4.	The mixer circuit according to Claim 1 wherein the first differentially coupled transistor				
2		pair, the second differentially coupled transistor pair and the first input transistor are all				
3		MOSFET transistors.				

- The mixer circuit according to Claim 1 wherein the first differentially coupled transistor pair, the second differentially coupled transistor pair and the first input transistor are all MESFET transistors.
  - 6. A mixer circuit for generating an IF output responsive to an RF input and a LO drive source, comprising:

a mixer core having a doubly balanced mixer including a first differentially coupled npn transistor pair and a second differentially coupled npn transistor pair, the mixer core coupled to receive a LO drive signal, the LO drive signal having a plurality of harmonics:

a low noise RF input circuit coupled to the mixer core through a cascode circuit, the low noise RF input circuit coupled to receive an RF input signal, wherein the cascode circuit further isolates the RF input circuit from the LO drive signal and the plurality of harmonics.

- 7. A mixer as in Claim 6 wherein the cascode circuit comprises:
- a first cascode transistor having an emitter terminal coupled to the second terminal of the first capacitor and to the first terminal of the third inductor, a collector terminal coupled to the second differentially coupled npn transistor pair and a base terminal,

a second cascode transistor having a base terminal coupled to the base terminal of the first cascode transistor, an emitter terminal coupled to the first terminal of the second inductor and to the emitter terminal of the first npn transistor and a collector terminal coupled to the first differentially coupled npn transistor pair,

a second capacitor, having a first terminal coupled to the collector terminal of the first

a second capacitor, having a first terminal coupled to the collector terminal of the first cascode transistor and a second terminal coupled to the base terminal of the first cascode transistor and to the base terminal of the second cascode transistor,

a third capacitor, having a first terminal coupled to the emitter terminal of the second cascode transistor and a second terminal coupled to the second terminal of the second capacitor and to the base terminal of the first cascode transistor and to the base terminal of the first cascode transistor.

a second biasing resistor having a first terminal coupled to the second terminal of the hird capacitor and a second terminal coupled to a second bias voltage.

- 8. A mixer as in Claim 7, wherein the low noise RF input circuit further includes a RF feedback circuit, the RF feedback circuit comprising:
- a second npn transistor having a base terminal coupled to the supply potential, an emitter terminal coupled to the collector terminal of the first input npn transistor and a collector terminal coupled to the first terminal of the supply resistor and to the first terminal of the first capacitor,
- a feedback resistor, having a first terminal coupled to the base terminal of the first input npn transistor and a second terminal,
- a second capacitor, having a first terminal coupled to the second terminal of the feedback resistor and a second terminal coupled to the first terminal of the supply resistor.

36

37

38

1

- 9. A mixer as in Claim 7, wherein the mixer core further includes a tracking supply circuit, the tracking supply circuit comprising:
- a first diode-connected transistor having a cathode terminal coupled to the ground potential and an anode terminal,
- a second diode-connected transistor having a cathode terminal coupled to the anode terminal of the first diode connected transistor and an anode terminal,
- a third resistor having a first terminal coupled to the anode terminal of the second diode connected transistor and a second terminal,
- a first current supply having a first terminal coupled to the second terminal of the third resistor and a second terminal coupled to the supply potential,
- a loop amplifier having a first terminal coupled to the second terminal of the third resistor and to the first terminal of the first current supply, a second terminal coupled to the supply potential, a third terminal coupled to the ground potential and a fourth terminal,
- a fourth resistor having a first terminal coupled to the fourth terminal of the loop amplifier and a second terminal,
- a second npn transistor having a collector terminal coupled to the second terminal of the fourth resistor, a base terminal coupled to receive a first LO drive signal and emitter terminal,
- a third npn transistor having a base terminal coupled to receive a second LO drive signal, an emitter terminal coupled to the emitter terminal of the second npn transistor and a collector terminal,
  - a fifth resistor having a first terminal coupled to the fourth terminal of the loop amplifier and a second terminal coupled to the collector terminal of the third npn transistor a second current supply having a first terminal coupled to the emitter terminal of the second npn transistor and to the emitter terminal of the third npn transistor and a second
- the second npn transistor and to the emitter terminal of the third npn transistor and a second terminal coupled to the ground potential,
- a first common collector amplifier having a base terminal coupled to the second terminal of the fifth resistor and to the collector terminal of the third npn transistor, a collector terminal coupled to the fourth terminal of the loop amplifier, and an emitter terminal coupled to a first mixer core LO input,
- a third current supply having a first terminal coupled to the emitter terminal of the first common collector amplifier and a second terminal coupled to the ground potential,
- a second common collector amplifier having a base terminal coupled to the second terminal of the fourth resistor and to the collector terminal of the second npn transistor, a collector terminal coupled to the fourth terminal of the loop amplifier and an emitter terminal coupled to a second mixer core LO input,
- a fourth current supply having a first terminal coupled to the emitter terminal of the second common collector amplifier and a second terminal coupled to the ground potential.
- 10. A mixer as in Claim 7, wherein the low noise RF input circuit further includes a

2

3

4

5

6

7

9

12

13

14

15

16

17 18

19

20 21

22

23

2

3

4 5

6 7

8

9 10

11

12

13

tracking mixer bias current circuit coupled to the second bias input terminal, the tracking mixer bias current circuit comprising:

- a third resistor having a first terminal coupled to the supply potential and a second terminal.
- a first diode connected transistor having a anode terminal coupled to the second terminal of the third resistor and a cathode terminal,
- a second npn transistor having a collector terminal coupled to the cathode terminal of the first diode connected transistor, an emitter terminal coupled to the ground potential and a base terminal.
- a loop amplifier having a first terminal coupled to the emitter terminal of the first diode connected transistor and to the collector terminal of the second npn transistor, a second terminal coupled to the second bias voltage and a third terminal,
- a fourth resistor having a first terminal coupled to the base terminal of the second npn transistor and a second terminal coupled to the second terminal of the loop amplifier and to the second bias voltage,
- a bandgap voltage supply having a first terminal coupled to the ground potential and a second terminal coupled to the third terminal of the loop amplifier.
- A mixer circuit as in Claim 6, wherein the mixer core further includes a tracking supply 11. circuit, the tracking supply circuit comprising:
- a first diode-connected transistor having a cathode terminal coupled to the ground potential and an anode terminal,
- a second diode-connected transistor having a cathode terminal coupled to the anode terminal of the first diode connected transistor and an anode terminal,
- a third resistor having a first terminal coupled to the anode terminal of the second diode connected transistor and a second terminal,
- a first current supply having a first terminal coupled to the second terminal of the third resistor and a second terminal coupled to the supply potential,
- a loop amplifier having a first terminal coupled to the second terminal of the third resistor and to the first terminal of the first current supply, a second terminal coupled to the supply potential, a third terminal coupled to the ground potential and a fourth terminal,
- a fourth resistor having a first terminal coupled to the fourth terminal of the loop amplifier and a second terminal,
- a second npn transistor having a collector terminal coupled to the second terminal of the fourth resistor, a base terminal coupled to receive a first LO drive signal and emitter terminal.
- a third npn transistor having a base terminal coupled to receive a second LO drive signal, an emitter terminal coupled to the emitter terminal of the second npn transistor and a collector terminal,
- a fifth resistor having a first terminal coupled to the fourth terminal of the loop amplifier and a second terminal coupled to the collector terminal of the third npn transistor

25 26

27

28

29

30

31

32

33

1

2

3

4

5

6

7

8

9

1

2

3 4

5

6

7

8

9

10

11

12

13 14

15

a second current supply having a first terminal coupled to the emitter terminal of the second npn transistor and to the emitter terminal of the third npn transistor and a second terminal coupled to the ground potential,

a first common collector amplifier having a base terminal coupled to the second terminal of the fifth resistor and to the collector terminal of the third npn transistor, a collector terminal coupled to the fourth terminal of the loop amplifier, and an emitter terminal coupled to a first mixer core LO input,

a third current supply having a first terminal coupled to the emitter terminal of the first common collector amplifier and a second terminal coupled to the ground potential,

a second common collector amplifier having a base terminal coupled to the second terminal of the fourth resistor and to the collector terminal of the second npn transistor, a collector terminal coupled to the fourth terminal of the loop amplifier and an emitter terminal coupled to a second mixer core LO input,

a fourth current supply having a first terminal coupled to the emitter terminal of the second common collector amplifier and a second terminal coupled to the ground potential.

A mixer circuit as in Claim 6, wherein the low noise RF input circuit further includes a 12. RF feedback circuit coupled to the RF input circuit, the RF feedback circuit comprising: a second npn transistor having a base terminal coupled to the supply potential, an emitter terminal coupled to the collector terminal of the first input npn transistor and a collector

terminal coupled to the first terminal of the supply resistor and to the first terminal of the first capacitor,

a feedback resistor, having a first terminal coupled to the base terminal of the first input npn transistor and a second terminal,

a second capacitor, having a first terminal coupled to the second terminal of the feedback resistor and a second terminal coupled to the first terminal of the supply resistor.

A quadrature mixer circuit for generating a quadrature IF output responsive to an RF 13. input and a quadrature pair of LO drive signals, comprising:

a mixer core having a first doubly balanced mixer including a first differentially coupled npn transistor pair and a second differentially coupled npn transistor pair and a second doubly balanced mixer including a third differentially coupled npn transistor pair and a fourth differentially coupled npn transistor pair;

an RF input circuit coupled to the mixer core, the RF input circuit comprising: an input inductor having a first terminal coupled to receive an RF input signal and a second terminal;

a biasing resistor having a first terminal coupled to the second terminal of the input inductor and a second terminal coupled to a first bias voltage;

a first input npn transistor having a base terminal coupled to the second terminal of the input inductor, an emitter terminal, and a collector terminal;

a second inductor having a first terminal coupled to the emitter of the first npn transistor and to the first differentially coupled npn transistor pair and to the third differentially

9

10

11

12

13 14

15

16

17

18

19 20

16 17

18

19

coupled npn transistor pair, the second inductor also having a second terminal coupled to a ground potential;

a supply resistor having a first terminal coupled to the collector of the first transistor and a second terminal coupled to a supply potential;

a first capacitor having a first terminal also coupled to the collector of the first transistor and a second terminal coupled to the second differentially coupled npn transistor pair and to the fourth differentially coupled npn transistor pair; and

a third inductor having a first terminal coupled to the second terminal of the first capacitor and a second terminal coupled to the ground potential.

14. A quadrature mixer circuit for generating a quadrature IF output responsive to an RF input and a quadrature pair of LO drive signals, comprising:

a mixer core having a first doubly balanced mixer including a first differentially coupled npn transistor pair and a second differentially coupled npn transistor pair and having a second doubly balanced mixer including a third differentially coupled npn transistor pair and a fourth differentially coupled npn transistor pair; the mixer core coupled to receive a quadrature LO drive signal, the quadrature LO drive signal having a plurality of harmonics;

a low noise RF input circuit coupled to the mixer core through a cascode circuit, the low noise RF input circuit coupled to receive an RF input signal, wherein the cascode circuit further isolates the RF input circuit from the quadrature LO drive signal and the plurality of harmonics.

15. A quadrature mixer as in Claim 14 wherein the cascode circuit comprises:

a first cascode transistor having an emitter terminal coupled to the second terminal of the first capacitor and to the first terminal of the third inductor, a collector terminal coupled to the second differentially coupled npn transistor pair and a base terminal,

a second cascode transistor having a base terminal coupled to the base terminal of the first cascode transistor, an emitter terminal coupled to the first terminal of the second inductor and to the emitter terminal of the first npn transistor and a collector terminal coupled to the first differentially coupled npn transistor pair,

a second capacitor, having a first terminal coupled to the collector terminal of the first cascode transistor and a second terminal coupled to the base terminal of the first cascode transistor and to the base terminal of the second cascode transistor,

a third capacitor, having a first terminal coupled to the emitter terminal of the second cascode transistor and a second terminal coupled to the second terminal of the second capacitor and to the base terminal of the first cascode transistor and to the base terminal of the first cascode transistor,

a second biasing resistor having a first terminal coupled to the second terminal of the second capacitor and the first terminal of the third capacitor and a second terminal coupled to a second bias voltage,

a third biasing resistor having a first terminal coupled to the second bias voltage and to the second terminal of the second biasing resistor and having a second terminal,

#### **PATENT** Atty. Docket No. MLNR-08101

21	
22	e cou
23	
24	ļ
25	thir
26	trar
27	' trar
28	3
29	cas
30	cas
31	•
32	cap
33	
[] 1	16.
(1) 2	?
1 3	}
11 4	pot
hi 5	
<b>4</b> 7	
ii 8	the

16

9 194 **10** 

1

2

3

4

1

2

3

4

5

6

7

8

9

10

11

a third cascode transistor having a collector terminal coupled to the fourth differentially upled npn transistor pair, an emitter terminal coupled to the second terminal of the third uctor and to the emitter terminal of the first cascode transistor, and a base terminal,

a fourth cascode transistor having a base terminal coupled to the base terminal of the d cascode transistor, a collector terminal coupled the third differentially coupled npn asistor pair and an emitter terminal coupled to the emitter terminal of the second cascode nsistor and to the second terminal of the second inductor,

a fourth capacitor having a first terminal coupled to the emitter terminal of the third code transistor and a second terminal coupled to the base terminal of the third and fourth code transistors,

a fifth capacitor having a first terminal coupled to the second terminal of the fourth acitor and to the base terminals of the third and fourth cascode transistors and a second minal coupled to the emitter terminal of the fourth cascode transistor.

A quadrature mixer as in Claim 15 wherein the low noise RF input circuit further includes a RF feedback circuit, the RF feedback circuit comprising:

a second npn transistor having a base terminal coupled to the supply ential, an emitter terminal coupled to the collector terminal of the first input npn transistor a collector terminal coupled to the first terminal of the supply resistor and to the first ninal of the first capacitor,

a feedback resistor, having a first terminal coupled to the base terminal of the first input npn transistor and a second terminal,

a sixth capacitor, having a first terminal coupled to the second terminal of the feedback resistor and a second terminal coupled to the first terminal of the supply resistor.

- 17. A quadrature mixer as in Claim 16, wherein the mixer core further includes a first tracking supply circuit portion coupled to the In-Phase LO drive input terminals of the mixer core and a second tracking supply circuit portion coupled to the Quadrature Phase LO drive input terminals of the mixer core.
- 18. A mixer circuit as in Claim 17, wherein the first tracking supply comprises:
  - a first diode-connected transistor having a cathode terminal coupled to the ground potential and an anode terminal;
  - a second diode-connected transistor having a cathode terminal coupled to the b. anode terminal of the first diode connected transistor and an anode terminal,
  - a third resistor having a first terminal coupled to the anode terminal of the second c. diode connected transistor and a second terminal;
  - a first current supply having a first terminal coupled to the second terminal of the d. third resistor and a second terminal coupled to the supply potential;
  - a loop amplifier having a first terminal coupled to the second terminal of the third e. resistor and to the first terminal of the first current supply, a second terminal

#### PATENT Atty. Docket No. MLNR-08101

12		coupled to the supply potential, a third terminal coupled to the ground potential
13		and a fourth terminal;
14	f.	a fourth resistor having a first terminal coupled to the fourth terminal of the loop
15		amplifier and a second terminal;
16	g.	a second npn transistor having a collector terminal coupled to the second terminal
17		of the fourth resistor, a base terminal coupled to receive a first LO drive signal
18		and emitter terminal;
19	h.	a third npn transistor having a base terminal coupled to receive a second LO drive
20		signal, an emitter terminal coupled to the emitter terminal of the second npn
21		transistor and a collector terminal;
22	i.	a fifth resistor having a first terminal coupled to the fourth terminal of the loop
23		amplifier and a second terminal coupled to the collector terminal of the third npn
24		transistor;
25	j.	a second current supply having a first terminal coupled to the emitter terminal of
	3	the second npn transistor and to the emitter terminal of the third npn transistor
27		and a second terminal coupled to the ground potential;
26 27 28 28	k.	a first common collector amplifier having a base terminal coupled to the second
j 29		terminal of the fifth resistor and to the collector terminal of the third npn
30		transistor, a collector terminal coupled to the fourth terminal of the loop
<b>J</b> 31		amplifier, and an emitter terminal coupled to a first mixer core LO input;
32	1.	a third current supply having a first terminal coupled to the emitter terminal of the
11 33		first common collector amplifier and a second terminal coupled to the ground
# 3 <i>1</i>		potential;
<sup> 11  </sup> 35	m.	a second common collector amplifier having a base terminal coupled to the
36		second terminal of the fourth resistor and to the collector terminal of the second
36 37 38		npn transistor, a collector terminal coupled to the fourth terminal of the loop
38		amplifier and an emitter terminal coupled to a second mixer core LO input; and
39	n.	a fourth current supply having a first terminal coupled to the emitter terminal of
40		the second common collector amplifier and a second terminal coupled to the
41		ground potential;
42	and wherein t	he second tracking supply circuit portion comprises:
43	0.	a third diode-connected transistor having a cathode terminal coupled to the
44		ground potential and an anode terminal;
45	p.	a fourth diode-connected transistor having a cathode terminal coupled to the
46	1	anode terminal of the third diode connected transistor and an anode terminal;
47	q.	a third resistor having a first terminal coupled to the anode terminal of the second
48	1	diode connected transistor and a second terminal;
49	r.	a first current supply having a first terminal coupled to the second terminal of the
50		third resistor and a second terminal coupled to the supply potential;
51	s.	a loop amplifier having a first terminal coupled to the second terminal of the third
52		resistor and to the first terminal of the first current supply, a second terminal
53		coupled to the supply potential, a third terminal coupled to the ground potential
54		and a fourth terminal;

### **PATENT** Atty. Docket No. MLNR-08101

55 56	t.	a fourth resistor having a first terminal coupled to the fourth terminal of the loop amplifier and a second terminal;		
57	13	a second npn transistor having a collector terminal coupled to the second terminal		
58	u.	of the fourth resistor, a base terminal coupled to receive a first LO drive signal		
59		and emitter terminal;		
60	**	a third npn transistor having a base terminal coupled to receive a second LO drive		
61	v.	signal, an emitter terminal coupled to the emitter terminal of the second npn		
62		transistor and a collector terminal;		
63	11/	a fifth resistor having a first terminal coupled to the fourth terminal of the loop		
	w.	amplifier and a second terminal coupled to the collector terminal of the third npn		
64 65		•		
65		transistor;		
66	х.	a second current supply having a first terminal coupled to the emitter terminal of		
67		the second npn transistor and to the emitter terminal of the third npn transistor		
68		and a second terminal coupled to the ground potential;		
69 70	у.	a first common collector amplifier having a base terminal coupled to the second		
		terminal of the fifth resistor and to the collector terminal of the third npn		
1 1		transistor, a collector terminal coupled to the fourth terminal of the loop		
111/2		amplifier, and an emitter terminal coupled to a first mixer core LO input;		
<u>u</u> 473	Z.	a third current supply having a first terminal coupled to the emitter terminal of the		
74		first common collector amplifier and a second terminal coupled to the ground		
11.75		potential;		
<sup>[]</sup> 76	aa.	a second common collector amplifier having a base terminal coupled to the		
1 77		second terminal of the fourth resistor and to the collector terminal of the second		
78		npn transistor, a collector terminal coupled to the fourth terminal of the loop		
79		amplifier and an emitter terminal coupled to a second mixer core LO input;		
80	bb.	a fourth current supply having a first terminal coupled to the emitter terminal of		
81		the second common collector amplifier and a second terminal coupled to the		
77 78 79 71 80 71 81 73 82		ground potential.		
1	19. A qua	drature mixer as in Claim 15, wherein the low noise RF input circuit further		
2	-	es a tracking mixer bias current circuit, the tracking bias current circuit		
3		— · · · · · · · · · · · · · · · · · · ·		
	compr	a first resistor having a first terminal coupled to the supply potential and a second		
4	tama: ial	a first resistor having a first terminal coupled to the supply potential and a second		
5	terminal,	a first die de commente d'une mister having a conside terminal convoled to the googne		
6	4	a first diode connected transistor having a anode terminal coupled to the second		
7	terminal of the third resistor and a cathode terminal,			
8	4. 1 0.1	a second npn transistor having a collector terminal coupled to the cathode		
9				
10	potential and	a base terminal,		
11	11-1	a loop amplifier having a first terminal coupled to the emitter terminal of the first		
12		ted transistor and to the collector terminal of the second npn transistor, a second		
13	terminal coup	led to the second bias voltage and a third terminal,		

# PATENT Atty. Docket No. MLNR-08101

a second resistor having a first terminal coupled to the base terminal of the second npn transistor and a second terminal coupled to the second terminal of the loop amplifier and to the second bias voltage,

a bandgap voltage supply having a first terminal coupled to the ground potential and a second terminal coupled to the third terminal of the loop amplifier.

- 20. A mixer circuit for generating an IF output responsive to an RF input and a LO drive source, comprising:
- a mixer core having a doubly balanced mixer including a first differentially coupled npn transistor pair and a second differentially coupled npn transistor pair;

a single ended RF input circuit coupled to receive an RF signal, the RF circuit coupled to the mixer core, the RF circuit including means for providing an input impedance, means for splitting a phase of the RF signal, and means for decoupling noise from the RF signal to the mixer core.

- 21. A mixer circuit for generating an IF output responsive to an RF input and a LO drive source, comprising:
- a mixer core having a doubly balanced mixer including a first differentially coupled npn transistor pair and a second differentially coupled npn transistor pair, the mixer core coupled to receive a LO drive signal, the LO drive signal having a plurality of harmonics;

a low noise single ended RF input circuit coupled to the mixer core through a cascode circuit, the low noise RF input circuit coupled to receive an RF input signal, wherein the cascode circuit further isolates the RF input circuit from the LO drive signal and the plurality of harmonics the RF circuit including means for providing an input impedance and means for splitting a phase of the RF signal.

14

15

16

17

18

1

2

3

4